a trench formed in said epitaxial layer extending from said top surface of said epitaxial layer through said source and body regions to a depth du, said depth du being less than said depth dmax, said trench being closer to said second point than said first point.

16. A trench DMOS transistor cell as in Claim 17, wherein said body region has a portion exposed at said top surface of said epitaxial layer.

A trench DMOS transistor cell as in Claim 18, wherein said source region has a portion exposed at said top surface of said epitaxial layer.

A trench DMOS transistor cell as in Claim 17, wherein depth d_{tr} is less than d_{max} by an /amount sufficient to cause semiconductor surface breakdown to occur at a said first point than said second point.

21. A trench DMOS transistor cell as in Claim 11, wherein said epitaxial layer has/a thickness depi small enough to cause semiconductor surface breakdown to occur at ocation | locat said first po

22. A trench MOS transistor cell as in Claim 1/1, wherein said trench, when piewed from above said top surface of said epitaxial structufe, is polygonal, having a number of sides greater than four.

A trench DMOS transistor cell as in Claim 2/2, wherein said number of sides is six.

24. A trench DMOS transistor cell as in Claim 17, wherein said epitaxial layer has $\backslash q \backslash$ thickness d_{epi} , said depth d_{epi} being